Commit 08ae519ab8 for qemu.org

commit 08ae519ab8eb6c9abbd97156cb3678f372521501
Merge: f774a67750 3e8f019be7
Author: Peter Maydell <peter.maydell@linaro.org>
Date:   Wed Oct 16 20:22:08 2024 +0100

    Merge tag 'single-binary-20241015' of https://github.com/philmd/qemu into staging

    Remove some target-specific endianness knowledge from target/.

    For MIPS, propagate endianness at the board level, using QOM property.

    # -----BEGIN PGP SIGNATURE-----
    #
    # iQIzBAABCAAdFiEE+qvnXhKRciHc/Wuy4+MsLN6twN4FAmcOihcACgkQ4+MsLN6t
    # wN4VaRAAor+5gUJiV0OOMQVfP8e1o9ssKcYy9m31zLeii1Iq2M/2oz6YK4OjdQDe
    # oJ8VRJvBPKC2Bpi14TfKsSGaP8CGNO/hdxcMi71pjHZC+bjHt5Uv0U/7T4XCBWuV
    # N+85juN1PTc4cci4FkGIXaPB1YWL00L56BDCzja0uhLF4+Xe2eYGVrPXeFCkN/3I
    # Ky7jHlB/dgzc47kTXvg5snCee2egDFf/x4igwZj6+gWJyo+jubRpwoOqKbK2M0Nd
    # VvNpBVFNGZMP3Fn9lh45uDOuRWGu6zSIPBVkjoFc+wdGsFsITIMrZ3h46UffsGTJ
    # F1j6Zsq6hoLbaNRRjZ6OsN6u683oo1lknmWauD62LrjXcX0RlRwRFbMD0AjedR8t
    # 6+YHg5LlwGg6r/AOtEe28ggXZohB2vjr2V0MJm1x/XgLYhFHoN3//jxn22oOHj4p
    # 0z3+eDc3Se8JNRV6jPMHbbuTqZqZjRgVFbYN3aMbdoXYzhpYnrPj6f7WQL2smiAW
    # C2vdswrubQWKou1wcn6rbg0nnMRVTh+GxrtZ3mkgaxNzgNFxsrX8YubMsh77XUcr
    # mnCGj1tE3hp40xsuSk6yZXY3ZZiTyZasvO1wq4gWOI9le0Zmq+d335F9+IVJ8RlP
    # YhA+MY5aeomsixVRdmrPrgOfanQiHXv02lsbperU8QFfGRhf2Y8=
    # =Qydb
    # -----END PGP SIGNATURE-----
    # gpg: Signature made Tue 15 Oct 2024 16:28:23 BST
    # gpg:                using RSA key FAABE75E12917221DCFD6BB2E3E32C2CDEADC0DE
    # gpg: Good signature from "Philippe Mathieu-Daudé (F4BUG) <f4bug@amsat.org>" [full]
    # Primary key fingerprint: FAAB E75E 1291 7221 DCFD  6BB2 E3E3 2C2C DEAD C0DE

    * tag 'single-binary-20241015' of https://github.com/philmd/qemu: (33 commits)
      hw/mips: Have mips_cpu_create_with_clock() take an endianness argument
      hw/mips/cps: Set the vCPU 'cpu-big-endian' property
      target/mips: Expose MIPSCPU::is_big_endian property
      target/mips: Use tcg_constant_tl() instead of tcg_gen_movi_tl()
      target/mips: Use gen_op_addr_addi() when possible
      target/mips: Have gen_addiupc() expand $pc during translation
      target/mips: Replace MO_TE by mo_endian()
      target/mips: Introduce mo_endian() helper
      target/mips: Remove unused MEMOP_IDX() macro
      target/mips: Rename unused sysemu argument of OP_LD_ATOMIC()
      target/mips: Explode MO_TExx -> MO_TE | MO_xx
      target/mips: Factor mo_endian_rev() out of MXU code
      target/mips: Convert mips16e decr_and_load/store() macros to functions
      target/mips: Replace MO_TE by  mo_endian_env() in get_pte()
      target/mips: Introduce mo_endian_env() helper
      target/mips: Rename cpu_is_bigendian() -> disas_is_bigendian()
      target/mips: Declare mips_env_is_bigendian() in 'internal.h'
      hw/xtensa/xtfpga: Remove TARGET_BIG_ENDIAN #ifdef'ry
      target/ppc: Use tcg_constant_tl() instead of tcg_gen_movi_tl()
      target/tricore: Use tcg_constant_tl() instead of tcg_gen_movi_tl()
      ...

    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>