Commit 28a6ca268c for qemu.org

commit 28a6ca268c2cd3718b5bf24c2d97e3d1e95fc604
Merge: cab0422bfe a63b90ca6c
Author: Richard Henderson <richard.henderson@linaro.org>
Date:   Wed Feb 4 01:57:26 2026 +1000

    Merge tag 'single-binary-20260203' of https://github.com/philmd/qemu into staging

    Various patches related to single binary effort:

    - Endianness cleanups on various targets (PPC in particular)
    - Few cleanups around target_ulong type on Alpha
    - Have CPUClass::disas_set_info() take a const CPUState

    # -----BEGIN PGP SIGNATURE-----
    #
    # iQIzBAABCAAdFiEE+qvnXhKRciHc/Wuy4+MsLN6twN4FAmmCDTkACgkQ4+MsLN6t
    # wN7vHQ/+LCAYESbTy7cXeKGgAslwPbX1Q2zYGk0rhGMgrbBtQThbgQSkNsAwYmzg
    # 6vx5crw9vYA/kLq0jyJQPTRIAKzXH9BzdEfTsEt5AIpZv6Cc4im6JBZdrxUa6S0O
    # AMGb4pn9bpkcwHOv2ufotJbl0fa+id4WgQgXyLDEgwgNVvY18fVWfn5OwAon2bWo
    # nb6zqRfwgdyAB+liwmlPNI+M4hZ3vDdct7whUP8t37FjTL0lNrsyG/Epr0xJB5ru
    # CRsjubBkXAq8HlmwHZp8JSM/Lriitp8Z2ubD8VBqYbMYI25XUnRlBWWxTnQKkaDD
    # Vgbq67UqS/k/X6vV5cfJaeS2qOdgF98V0VmrOqlNXTwMU56lzMn0ThgLqUXznRos
    # IUfTUvmjfGu63aAWG2l+HBrehK5JEAGYzK6ZTiTA6abpvfHUjehslsQlAlMgcSnL
    # TnMsM7mxS+XNbf6bsew0azTt2p/V81JDVrQuQgmAJS9ZOpALMFGep5YAYKvN/kLf
    # cSbl+hQRsxqxQPoc6y0NrnCcfT33U1+I+IXpMIR/VyC0RgseW9HeRdJWuNyKBW/4
    # VUBnQnYNhZM9hDHKp5PzU2KhoeudAlK3gws8zvtWfLCFyAvfmEYX0Gt5r23JkoxT
    # IO340Jz5XRwfXMWENc6Bm8lqr7HilQi28HFNXWdy897YfNS83Ow=
    # =J0gm
    # -----END PGP SIGNATURE-----
    # gpg: Signature made Wed 04 Feb 2026 12:59:05 AM AEST
    # gpg:                using RSA key FAABE75E12917221DCFD6BB2E3E32C2CDEADC0DE
    # gpg: Good signature from "Philippe Mathieu-Daudé (F4BUG) <f4bug@amsat.org>" [unknown]
    # gpg: WARNING: This key is not certified with a trusted signature!
    # gpg:          There is no indication that the signature belongs to the owner.
    # Primary key fingerprint: FAAB E75E 1291 7221 DCFD  6BB2 E3E3 2C2C DEAD C0DE

    * tag 'single-binary-20260203' of https://github.com/philmd/qemu: (30 commits)
      disas: Have disas_set_info() take a const CPUState
      disas: Make disassemble_info::target_info field const
      disas/riscv: Make rv_decode::cfg const
      target/arm: Have arm_sctlr_b() take a const @env argument
      target/arm: Have is_64() take a const @env argument
      target/arm: Have cpu_isar_feature() use a const ARMCPU object
      target/arm: Have arm_feature() take a const @env argument
      target/alpha: Expand TCGv type for 64-bit target
      target/alpha: Remove target_ulong uses in get_physical_address()
      target/alpha: Do not use target_ulong for page table entries / indexes
      target/alpha: Do not use target_ulong for trap arguments
      target/alpha: Replace target_ulong -> uint64_t in gdb_write_register()
      target/alpha: Build system units in common source set
      target/alpha: Avoid target-specific migration headers in machine.c
      target/m68k: Inline translator_ld[uw,l,q]() calls
      target/i386: Inline translator_ld[uw,l,q]() calls
      target/riscv: Inline translator_ld[uw,l,q]() calls
      target/riscv: Inline cpu_ld[lq]_code() calls
      target/ppc: Inline cpu_ldl_code() call in ppc_ldl_code()
      target/ppc: Check endianness at runtime in ppc_data_endian_env()
      ...

    Signed-off-by: Richard Henderson <richard.henderson@linaro.org>