Commit d2e570cc0f for qemu.org

commit d2e570cc0f97b936902a5b1b86b73c0f5998b475
Merge: 1e9f5a75f3 fe511b2541
Author: Richard Henderson <richard.henderson@linaro.org>
Date:   Fri Aug 28 15:17:04 2026 -0700

    Merge tag 'pull-ppc-for-11.2-20260828' of https://gitlab.com/harshpb/qemu into staging

    PPC patches for 2026-08-28

    # -----BEGIN PGP SIGNATURE-----
    #
    # iQIzBAABCAAdFiEEa4EM1tK+EPOIPSFCRUTplPnWj7sFAmqRIDkACgkQRUTplPnW
    # j7srSQ/+Ob7CDbz5tK0D7jOdNMxdSIKjNaGgWWXtUsbEJcX59rCy3qwrvPMU6Hk7
    # MBPwIw7+d+IlxPeDeriQjI20JFt2h7QkdjJZBdNgt4zC7YtQxD/g2JCErsI3R1hu
    # /MC20tvIf9Yj7FywSJ52m1PZU1wWzP0ogGJvMzJtk6aFoe8CPhhNm5yomJnIW0BL
    # GrZxLIUzOwE/bV/e739Uge3bEXHzQaxmUi+U+PUnfnDm9XB4EZqxhh3Tf5NsqFQV
    # +xNIOdJCrc0Yz9wRXWiCz0osgRO5yl4c2CmUsUBOOoKo66KbbZ0LwrFoFV2gknuU
    # hYkuPeUHdQQfrUmYEGC8pYP0DHxwHBpbBYrSwtksaVGsg0zFcL2scQZFB2jzkXPO
    # 37tVobFmpj6ABO7wFxKLwMd2YenZPTu9eN3A8GVbFzvizZxlEXfJ2CMU85jriFYf
    # gIx15ZBh2RICVK0spAbT3w9ABrLO0u3bb9RqSID2EGJIatxDwO8PlT02766VRDbS
    # dqoU0YuNGRxDdRzVDI036nQc4ige2xFR5rogEJcrK84P2UsdcMSEx+27VxXTQ5xk
    # HUMtybfONMqYptfnXZB1SRST+NVaS40ddlmyj5Kop64l/YdEno5IdcVdG5QtCIIE
    # 14LXZd30f3kdt7b53VFyiI7bB305Ts9zQsglMmLoYhVqtgTq4o8=
    # =Vp0X
    # -----END PGP SIGNATURE-----
    # gpg: Signature made Thu 27 Aug 2026 10:44:25 PM PDT
    # gpg:                using RSA key 6B810CD6D2BE10F3883D21424544E994F9D68FBB
    # gpg: Good signature from "Harsh Prateek Bora <harsh.prateek.bora@gmail.com>" [undefined]
    # gpg:                 aka "Harsh Prateek Bora <harshpb@linux.ibm.com>" [undefined]
    # gpg: WARNING: This key is not certified with a trusted signature!
    # gpg:          There is no indication that the signature belongs to the owner.
    # Primary key fingerprint: 6B81 0CD6 D2BE 10F3 883D  2142 4544 E994 F9D6 8FBB

    * tag 'pull-ppc-for-11.2-20260828' of https://gitlab.com/harshpb/qemu: (41 commits)
      target/ppc: Add self as maintainer for PowerPC TCG CPUs
      target/ppc: Add ICBT support for ISA version 2.07
      target/ppc: Reorder PPC2 flags
      target/ppc: Use PPC2_ISA207 instead of PPC2_ISA207S
      target/ppc: Use PPC2_ISA207 instead of PPC2_ALTIVEC_207
      target/ppc: Use PPC2_ISA207 instead of PPC2_LSQ_ISA207
      target/ppc: Use PPC2_ISA207 instead of PPC2_BCTAR_ISA207
      target/ppc: Replace PPC2_VSX207 flag with PPC2_ISA207
      target/ppc: Move system call and rfi instructions to decodetree
      target/ppc: Move byte-reverse instructions to decodetree
      target/ppc: Move mfmsr, mtmsr[d] instructions to decodetree
      target/ppc: Move lmw, stmw instructions to decodetree
      target/ppc: Move rlwimi, rlwinm instructions to decodetree
      target/ppc: Move VMX integer arithmetic and BCD instructions to decodetree.
      target/ppc: Move Fixed-Point Load/Store String instructions to decodetree.
      target/ppc: make do_ea_calc_ra available for 32 bit builds
      target/ppc: Move Condition Register logical instructions to decodetree.
      target/ppc: Move Condition Register access instructions to decodetree.
      target/ppc: Refactor sleep and its variants to use a common helper
      target/ppc: Move sleep & friends to decodetree
      ...

    Signed-off-by: Richard Henderson <richard.henderson@linaro.org>