Commit 7f36b1fbeb for qemu.org

commit 7f36b1fbeb1f6f070cd5f8eddb3edbcafac15440
Merge: 9703b6cf41 0e68878f96
Author: Richard Henderson <richard.henderson@linaro.org>
Date:   Fri Oct 30 08:16:19 2026 -0500

    Merge tag 'pull-tcg-20261030' of https://gitlab.com/rth7680/qemu into staging

    accel/tcg: Fix false awakening of gdb
    accel/tcg: Do not flush and retry in place in tb_gen_code
    tcg: Adjust NONNULL annotation on *_diff functions
    tcg: Add tcg_gen_lea_{i32,i64,tl}
    target/alpha: Use tcg_gen_lea_i64 for S{4,8}ADD{L,Q}
    target/loongarch: Use tcg_gen_lea_tl for ALSL
    target/riscv: Use tcg_gen_lea_tl for SH*ADD
    target/s390x: Use tcg_gen_lea_i64 in get_address
    target/i386: Use tcg_gen_lea_tl in gen_lea_modrm_1
    target/mips: Use tcg_gen_lea() for [D]LSA and MXU S32LD*V opcodes

    # -----BEGIN PGP SIGNATURE-----
    #
    # iQFRBAABCgA7FiEEekgeeIaLTbaoWgXAZN846K9+IV8FAmrkmGIdHHJpY2hhcmQu
    # aGVuZGVyc29uQGxpbmFyby5vcmcACgkQZN846K9+IV/5Xgf9HJVBSOjBsW69SkQD
    # 353u0YoAsfNCly6zSEqevaGqKZxRVwqyI1C6NzlP8e7FraxKphJGdizH6W3LeNia
    # M6laDKkcnoPNkHDfHajZAkK8l7Uu7jW7CMf6jN21ZHSjUXf6RV9Oqbx1ZL5HtyF8
    # CoGfuQPtruHu8ajPQKyWiCLf+8noDRVLug70lIjF65y7SET/YrbbcySFKZvUzdaV
    # hwofOFe785bhKyvWeOGJldo/zP5UsqEn4qYIoeHWyBUIttP9p2E25Dzym4mC0lG/
    # n5p5a4x54m4kCi3ORa3kb/zhrAEv7RO3j1lSmnDQdw3mE3nHIPiIqnf163Jg2akg
    # AyEBiQ==
    # =szoO
    # -----END PGP SIGNATURE-----
    # gpg: Signature made Fri 30 Oct 2026 08:15:14 AM CDT
    # gpg:                using RSA key 7A481E78868B4DB6A85A05C064DF38E8AF7E215F
    # gpg:                issuer "richard.henderson@linaro.org"
    # gpg: Good signature from "Richard Henderson <richard.henderson@linaro.org>" [ultimate]

    * tag 'pull-tcg-20261030' of https://gitlab.com/rth7680/qemu:
      tcg/s390x: Implement INDEX_op_lea
      tcg/riscv64: Implement INDEX_op_lea
      tcg/aarch64: Implement INDEX_op_lea
      tcg/loongarch64: Implement INDEX_op_lea
      tcg/loongarch64: Import SLADD insns
      tcg/x86_64: Implement INDEX_op_lea
      tcg/x86_64: Introduce TCG_REG_NONE
      target/i386: Use tcg_gen_lea_tl in gen_lea_modrm_1
      target/s390x: Use tcg_gen_lea_i64 in get_address
      target/riscv: Use tcg_gen_lea_tl for SH*ADD
      target/mips: Use tcg_gen_lea() for [D]LSA and MXU S32LD*V opcodes
      target/loongarch: Use tcg_gen_lea_tl for ALSL
      target/alpha: Use tcg_gen_lea_i64 for S{4,8}ADD{L,Q}
      tcg/optimize: Handle INDEX_op_lea
      tcg: Add tcg_gen_lea_{i32,i64,tl}
      tcg: Add INDEX_op_lea
      accel/tcg: Do not flush and retry in place in tb_gen_code
      accel/tcg: Fix false awakening of gdb
      tcg: Adjust NONNULL annotation on *_diff functions

    Signed-off-by: Richard Henderson <richard.henderson@linaro.org>