Commit 942229961e for qemu.org

commit 942229961efea74b153c44c59188eb08375f10f1
Merge: 014b1f730c d06c6a1303
Author: Richard Henderson <richard.henderson@linaro.org>
Date:   Wed Sep 23 15:14:55 2026 -0700

    Merge tag 'pull-tcg-20260923-v2' of https://gitlab.com/rth7680/qemu into staging

    accel: Change AccelOpsClass.update_guest_debug to void
    accel/tcg: Fix TLB_MMIO check in tlb_plugin_lookup()
    accel/tcg: Skip the can_do_io stores in user-only builds
    accel/tcg: Allow cross-page goto_tb chaining in user-only builds
    accel/tcg: fold the dynamic cflags into CPUState::tcg_cflags
    accel/tcg: Use TLB_FORCE_SLOW not TLB_MMIO for system plugins
    accel/tcg: Allow some address space wraparound during translation
    tcg/optimize: Fix fold_multiply2 vs 1
    tcg/optimize: Fix expansion/simplification of deposit
    tcg/x86_64: Use the mulx insn from the bmi2 isa
    tcg/riscv64: Set vtype before whole-register vector loads

    # -----BEGIN PGP SIGNATURE-----
    #
    # iQFRBAABCgA7FiEEekgeeIaLTbaoWgXAZN846K9+IV8FAmq0TzEdHHJpY2hhcmQu
    # aGVuZGVyc29uQGxpbmFyby5vcmcACgkQZN846K9+IV+4dwgAsxScUxqwbfU4MFJz
    # +Wa4RE3Y/BN70Ll9unmXVgyjyEIkNHU1Lb4Sj0wBN7f0Und4IP6vaP6QeVwidfwd
    # oeMExanx6cf++UUE1aVJsDgTs4SyS0Fu1iGXp+BBExVPVyfV5rhU+SV6Qp9Hv0my
    # Dg3dMNoZxMczYHK/2GpXba05ibHc2AIgFTyEcLJCtjVUUM2YyzfcuNntL75i7uSy
    # 0RU+pTkLTOYgGr9731AJUslQpMH9Kbb2Caq15jtbzvjAqk6kjLQLv8avo0MvB0MY
    # ovudUwtkNT0ZjewRQtjJuJTF498b1cRNlQyPyoX3NhU7MZKeHSdXfaw/8GGLX6SM
    # qx8EtQ==
    # =9ejH
    # -----END PGP SIGNATURE-----
    # gpg: Signature made Wed 23 Sep 2026 03:14:09 PM PDT
    # gpg:                using RSA key 7A481E78868B4DB6A85A05C064DF38E8AF7E215F
    # gpg:                issuer "richard.henderson@linaro.org"
    # gpg: Good signature from "Richard Henderson <richard.henderson@linaro.org>" [ultimate]

    * tag 'pull-tcg-20260923-v2' of https://gitlab.com/rth7680/qemu:
      accel/tcg: fold the dynamic cflags into CPUState::tcg_cflags
      accel: Change AccelOpsClass.update_guest_debug to void
      tcg/riscv64: Set vtype before whole-register vector loads
      tcg/x86_64: Use the mulx insn from the bmi2 isa
      tcg: Sort all_outop[] by INDEX name
      tests/tcg/i386/system: Add regression test for translator_ld wraparound
      accel/tcg: Allow some address space wraparound during translation
      tests/tcg/s390x: Add regression test for #4449
      tcg/optimize: Fix expansion/simplification of deposit
      tests/tcg/arm: Add regression test for #4448
      tcg/optimize: Fix fold_multiply2 vs 1
      accel/tcg: Allow cross-page goto_tb chaining in user-only builds
      tests/guest-debug/run-test: Add --pargs
      accel/tcg: Skip the can_do_io stores in user-only builds
      accel/tcg: Fix TLB_MMIO check in tlb_plugin_lookup()
      accel/tcg: Use TLB_FORCE_SLOW not TLB_MMIO for system plugins

    Signed-off-by: Richard Henderson <richard.henderson@linaro.org>